Digital Power » Simulation

Simulation

Output from the Xilinx FPGA tool for a Phase Locke Loop implemented with a cordic block.


Leave a Reply